



ABSTRACT

An ESD protection circuit including an NMOS transistor connected between an input/output pad and a ground. The NMOS transistor has a parasitic bipolar transistor, and at least one diode is connected between the input/output pad and the NMOS transistor.